

Fig. 1 PRIOR ART




Fig. 2 PRIOR ART

009290" T0E40560




Fig. 3 A PRIOR ART




Fig. 3B PRIOR ART




Fig. 4




Fig. 5




Fig. 6A

005250" T0E40960




Fig. 6 B




Fig. 6 C




Fig. 6 D

WRITE OPERATION




Fig. 7

(a) dotclk

(b) rckA

(c) A-Out1

(d) rckB

(e) B-Out1


(f) MEMORY SELECTION SIGNAL

(g) OUTPUT SECOND MULTIPLEXER


(h) TDV 1

(i) TDV 2


Fig. 9




F i g . 11



F i g . 12A



F i g . 12B



F i g . 12C






Fig. 13



F i g . 14



F i g . 15

200

210

216

DATA LINE SELECTOR

DS-1

TV1

221-a1

221-a2

SW21

DS-2

TV2

221-b1

221-b2

DS-3

TV3

221-c1

221-c2

DS-4

TV4

221-d1

221-d2

205

250-1

250-2

GATE DRIVER

PX 1

PX 2

160

220-a1

220-a2

160

220-b1

220-b2

PX 401

PX 402

220-c1

220-c2

PX 801

PX 802

220-d1

220-d2


PX 1201

PX 1202

THIRD REGION

FOURTH REGION

Fig. 16



F i g . 17A




Fig. 17B